


IRF9952PbF

HEXFET® Power MOSFET

- Generation V Technology
- Ultra Low On-Resistance
- Dual N and P Channel MOSFET
- Surface Mount
- Very Low Gate Charge and Switching Losses
- Fully Avalanche Rated
- Lead-Free



	N-Ch	P-Ch
V_{DS}	30V	-30V
$R_{DS(on)}$	0.10 Ω	0.25 Ω

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques.

		Symbol	Maximum		Units
			N-Channel	P-Channel	
Drain-Source Voltage		V_{DS}	30		V
Gate-Source Voltage		V_{GS}	± 20		
Continuous Drain Current⑤	$T_A = 25^{\circ}C$	I_D	3.5	-2.3	A
	$T_A = 70^{\circ}C$		2.8	-1.8	
Pulsed Drain Current		I_{DM}	16	-10	
Continuous Source Current (Diode Conduction)		I_S	1.7	-1.3	
Maximum Power Dissipation ⑤	$T_A = 25^{\circ}C$	P_D	2.0		W
	$T_A = 70^{\circ}C$		1.3		
Single Pulse Avalanche Energy		E_{AS}	44	57	mJ
Avalanche Current		I_{AR}	2.0	-1.3	A
Repetitive Avalanche Energy		E_{AR}	0.25		mJ
Peak Diode Recovery dv/dt ②		dv/dt	5.0	-5.0	V/ ns
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to + 150 °C		

Thermal Resistance Ratings

Parameter	Symbol	Limit	Units
Maximum Junction-to-Ambient ⑤	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter		Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	N-Ch	30	—	—	V	V _{GS} = 0V, I _D = 250μA
		P-Ch	-30	—	—		V _{GS} = 0V, I _D = -250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	N-Ch	—	0.015	—	V/°C	Reference to 25°C, I _D = 1mA
		P-Ch	—	0.015	—		Reference to 25°C, I _D = -1mA
R _{DS(ON)}	Static Drain-to-Source On-Resistance	N-Ch	—	0.08	0.10	Ω	V _{GS} = 10V, I _D = 2.2A ④
			—	0.12	0.15		V _{GS} = 4.5V, I _D = 1.0A ④
		P-Ch	—	0.165	0.250		V _{GS} = -10V, I _D = -1.0A ④
			—	0.290	0.400		V _{GS} = -4.5V, I _D = -0.50A ④
V _{GS(th)}	Gate Threshold Voltage	N-Ch	1.0	—	—	V	V _{DS} = V _{GS} , I _D = 250μA
		P-Ch	-1.0	—	—		V _{DS} = V _{GS} , I _D = -250μA
g _{fs}	Forward Transconductance	N-Ch	—	12	—	S	V _{DS} = 15V, I _D = 3.5A ④
		P-Ch	—	2.4	—		V _{DS} = -15V, I _D = -2.3A ④
I _{DSS}	Drain-to-Source Leakage Current	N-Ch	—	—	2.0	μA	V _{DS} = 24V, V _{GS} = 0V
		P-Ch	—	—	-2.0		V _{DS} = -24V, V _{GS} = 0V
		N-Ch	—	—	25		V _{DS} = 24V, V _{GS} = 0V, T _J = 125°C
		P-Ch	—	—	-25		V _{DS} = -24V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Forward Leakage	N-P	—	—	±100	nA	V _{GS} = ±20V
Q _g	Total Gate Charge	N-Ch	—	6.9	14	nC	N-Channel I _D = 1.8A, V _{DS} = 10V, V _{GS} = 10V ④
Q _{gs}	Gate-to-Source Charge	P-Ch	—	6.1	12		
Q _{gd}	Gate-to-Drain ("Miller") Charge	N-Ch	—	1.0	2.0		
		P-Ch	—	1.7	3.4		
t _{d(on)}	Turn-On Delay Time	N-Ch	—	6.2	12	ns	N-Channel V _{DD} = 10V, I _D = 1.0A, R _G = 6.0Ω, R _D = 10Ω ④
t _r	Rise Time	P-Ch	—	9.7	19		
t _{d(off)}	Turn-Off Delay Time	N-Ch	—	13	26		
t _f	Fall Time	P-Ch	—	20	40		
C _{iss}	Input Capacitance	N-Ch	—	190	—	pF	N-Channel V _{GS} = 0V, V _{DS} = 15V, f = 1.0MHz
C _{oss}	Output Capacitance	P-Ch	—	190	—		
C _{rss}	Reverse Transfer Capacitance	N-Ch	—	120	—		
		P-Ch	—	110	—		
		N-Ch	—	61	—		P-Channel V _{GS} = 0V, V _{DS} = -15V, f = 1.0MHz
		P-Ch	—	54	—		

Source-Drain Ratings and Characteristics

	Parameter		Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	N-Ch	—	—	1.7	A	
		P-Ch	—	—	-1.3		
I _{SM}	Pulsed Source Current (Body Diode) ①	N-Ch	—	—	16		
		P-Ch	—	—	16		
V _{SD}	Diode Forward Voltage	N-Ch	—	0.82	1.2	V	T _J = 25°C, I _S = 1.25A, V _{GS} = 0V ③
		P-Ch	—	-0.82	-1.2		T _J = 25°C, I _S = -1.25A, V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time	N-Ch	—	27	53	ns	N-Channel T _J = 25°C, I _F = 1.25A, di/dt = 100A/μs
Q _{rr}	Reverse Recovery Charge	P-Ch	—	27	54	nC	P-Channel T _J = 25°C, I _F = -1.25A, di/dt = 100A/μs ④
		N-Ch	—	28	57		
		P-Ch	—	31	62		

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 23)
- ② N-Channel I_{SD} ≤ 2.0A, di/dt ≤ 100A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 150°C
P-Channel I_{SD} ≤ -1.3A, di/dt ≤ 84A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 150°C
- ③ N-Channel Starting T_J = 25°C, L = 22mH R_G = 25Ω, I_{AS} = 2.0A. (See Figure 12)
P-Channel Starting T_J = 25°C, L = 67mH R_G = 25Ω, I_{AS} = -1.3A.
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ Surface mounted on FR-4 board, t ≤ 10sec.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Source-Drain Diode Forward Voltage




Fig 5. Normalized On-Resistance Vs. Temperature




Fig 6. Typical On-Resistance Vs. Drain Current




Fig 7. Typical On-Resistance Vs. Gate Voltage




Fig 8. Maximum Avalanche Energy Vs. Drain Current




Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12. Typical Output Characteristics




Fig 13. Typical Output Characteristics




Fig 14. Typical Transfer Characteristics








Fig 15. Typical Source-Drain Diode Forward Voltage






Fig 20. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 21. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 22. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient